The fundamental connection between electron stimulated desorption ͑ESD͒ of hydrogen ͑H͒/ deuterium ͑D͒ at silicon surfaces in ultrahigh vacuum and hot-carrier-stimulated desorption of H/D at the oxide/silicon interfaces in complementary metal-oxide-semiconductor ͑CMOS͒ devices is presented. The dependences of device degradation on carrier energy and current density were studied on two generations of CMOS devices. The results suggest that the interface degradation in long channel devices is primarily due to the desorption of H/D by high energy electrons through the direct electronic desorption mechanism, while the multiple vibrational heating mechanism becomes important for ESD of H/D in deep submicron devices. By measuring interface trap generation at various stressing conditions in large time scales, we also provide experimental evidence to show that, unlike the uniform energy distribution of Si-H on silicon surfaces, the disordered interface environment introduces a variation of Si-H bond strength at the interface.
I. INTRODUCTION
The fundamental scanning tunneling microscopy study on the desorption of hydrogen ͑H͒ and deuterium ͑D͒ on silicon in ultrahigh vacuum ͑UHV͒ led to the discovery of the giant H/D isotope effect.
1 Deuterium was found to be much more difficult to desorb than hydrogen. This discovery inspired the idea of using deuterium to improve the hot-carrier lifetime of complementary metal-oxide-semiconductor ͑CMOS͒ devices.
2- 8 The improvement has been attributed to the high resistance of Si-D bonds to the bombardment of channel hot carriers.
1, 9 Nevertheless, due to the complex interface environment and the nonuniform spatial and energy distributions of channel carriers, the desorption mechanism at the interface is far more complicated than at silicon surfaces.
It is also worthy noting that, given the highly disordered environment of the interface between amorphous gate oxide and single-crystal silicon substrate, Si-H͑D͒ bonds at the interface may not necessarily have the same bond strength. This is different from the Si-H͑D͒ bonds at the silicon surface where all bonds have the same energy. Unfortunately, the uniform bond strength assumption, which assumes the Si-H bond energy ͑ϳ3.6 eV͒ to be the threshold energy barrier for H/D desorption at the interface, has generally been used in the hot-carrier degradation model. 10 According to the uniform threshold energy assumption and diffusionlimited degradation theory, the time dependence of device degradation has been proposed to follow the power law, ⌬DϭAt n , where ⌬D represents the degradation of any device performance parameter and A is a constant for a given stressing condition and device structure. 10, 11 The power factor n is often found to be close to 0.5 for long channel MOS devices. Nevertheless, significant hot-carrier degradation has been observed in deep submicron MOS devices even when they were stressed at voltages lower than 3.6 V. 12, 13 Moreover, the dependence of device degradation on the stress time has also been found to be well below t 0.5 . [13] [14] [15] These findings impose a serious challenge to the well-defined uniform threshold energy theory and the power law relationship. To resolve this controversy, Hess et al. proposed that the bond energy of some Si-H bonds at the interface might be substantially lower than 3.6 eV. 16, 17 In this article, we first elucidate hot-electron-stimulated H/D desorption mechanisms at the interface by investigating the stress voltage dependence of the isotope effect in two generations of MOS devices with the different gate lengths. We then present the experimental evidences that support the Si-H bond strength variation theory.
II. DEVICES AND EXPERIMENTS
The devices used in this study were fully processed n-channel MOS devices fabricated by two different genera- After deposition of the interconnection metal layers, all devices were annealed in hydrogen or deuterium at 450°C for 3 h to passivate the silicon dangling bonds at the oxide/silicon interface. Desorption of H/D at the interface of these devices were achieved by monitoring interface trap density (N it ) evolution under various channel hot electron stress. N it was measured by the charge-pumping technique. 18 All electrical tests were performed at room temperature and controlled by an HP4155A semiconductor parameter analyzer.
III. RESULTS AND DISCUSSION
A. Gate-voltage dependence of HÕD isotope effect Figure 1 shows channel-hot-electron stimulated interface trap creation in two types of devices with different gate lengths. For each generation of devices, the drain stress voltage V ds is fixed and the gate stress voltages V gs vary from the threshold voltage V t to V ds . Interface trap generation in these two types of devices exhibits opposite dependences on V gs . For the long channel devices (Lϭ0.35 m), Fig. 1͑a͒ shows that the worst interface degradation occurs at the lowest V gs (V gs ϭV t ϭ0.5 V). In contrast, Fig. 1͑b͒ shows that the worst interface degradation occurs at the highest V gs (V gs ϭV ds ) in the short channel devices (Lϭ0.18 m). Note that the long channel devices were stressed at V ds ϭ3.75 V and the short channel devices were stressed at V ds ϭ2.5 V. Such opposite V gs dependences can be explained by conceptionally drawing analogy between electron stimulated desorption ͑ESD͒ of H/D at silicon surfaces in UHV and channel-hot-electron stimulated desorption of H/D at the oxide/silicon interfaces. The desorption yield for the electronic excitation mechanism is strongly dependent on electron energy, but independent of the current density. ͑b͒ MVH mechanism: H/D desorption is due to the successive excitation of Si-H͑D͒ bonds by multiple electrons with low energy. A competing cooling process due to the coupling between the Si-H͑D͒ bonds with the silicon phonon is also shown. The desorption yield for MVH mechanism is highly dependent on the current density. been proposed for ESD of H/D at silicon surfaces. 19 In the direct electronic excitation mechanism ͓Fig. 2͑a͔͒, each individual high-energy electron can excite a Si-H͑D͒ bond from the bonding state to the antibonding state, causing H/D desorption. The desorption yield through this mechanism is dependent on electron energy, but independent of the current density. The other mechanism is the multiple carrier vibrational heating mechanism ͓Fig. 2͑b͔͒, in which Si-H͑D͒ bonds are successively excited by multiple electrons with low energy. The desorption yield in this mechanism is dependent on electron energy and the current density.
For the long channel devices stressed at high V ds (V ds ϭ3.75 V), the energy of some channel electrons are high enough to excite H/D from the bonding state to the antibonding state, resulting in the desorption of H/D and therefore the generation of interface traps. The increase of V gs primarily causes the decrease of channel electron energy due to the reduced maximum electric field E max at the high V gs as indicated by Eq. ͑1͒:
where ⑀ sat is the electric field when channel electrons reach the saturation velocity, L is the drawing channel length, and l is the characteristic length associated with the oxide thickness and the source/drain junction depth. For the direct electronic excitation, the H/D desorption yield decreases with the decrease of the electron energy.
1 Therefore, high V gs stress results in the reduced interface degradation in the long channel devices.
For the short channel devices stressed at a low V ds (V ds ϭ2.5 V), the energy of channel electrons is relatively low, so the multiple vibrational heating ͑MVH͒ mechanism may become important for H/D desorption. For the MVH mechanism, the desorption yield increases as the current density increases. Based on fundamental device physics, the channel current I ds increases with increasing V gs as indicated by Eq. ͑2͒:
where W is the channel width, C ox is the gate oxide capacitance, v sat is the saturation velocity, V t is the threshold voltage, and ⌬L is the depletion width of the drain. Therefore, the H/D desorption is enhanced at the high V gs stress for the short channel devices. Figure 3 shows the H/D desorption rate ratio ␥ as a function of V gs in these two kinds of devices. ␥ is defined as the ratio of ⌬N it between the hydrogenated and deuterated devices after 500 s stress. A total of twelve devices ͑six hydrogenated and six deuterated͒ were stressed and the results were averaged for each data point. The error bars indicate the standard deviations. According to the theoretical calculations, 1 the isotope effect is several orders of magnitude higher in the MVH mechanism than in the electronic excitation mechanism. The increase of ␥ with increasing V gs for the long channel devices suggests that MVH mechanism may also become important in these devices stressed at the high V gs . For the short channel devices, however, ␥ decreases with increasing V gs due to the increase of the current density. 21 State-of-the-art CMOS devices are operated at voltages well below 3 V so that channel carriers do not have sufficient energy to surmount the energy barrier at the oxide/silicon interface. Therefore, device degradation due to charge trapping in the oxide can be significantly suppressed at the lowered operation voltage. However, channel carriers can still desorb H/D through the MVH mechanism. Therefore, interface degradation cannot simply be scaled away by lowering the operation voltages. Instead, interface trap creation may become the dominant device degradation mechanism for deep submicron CMOS devices.
B. Si-H"D… bond strength variation at the oxideÕ silicon interface
Even though the degradation details are still the subject of debate, one of the main degradation mechanisms is interface trap generation due to desorption of hydrogen at the oxide/ silicon interface. The degradation process is limited by the diffusion of hydrogen away from the interface. 10 The Si-H bond energy ͑ϳ3.6 eV͒ has been assumed to be the threshold energy barrier for hydrogen desorption from the interface. According to this uniform threshold energy and diffusionlimited degradation theory, interface trap generation can be expressed is described by the widely accepted power law 10, 11 ⌬N it ϭN it ϪN it0 ϭAt n , ͑3͒
where N it0 and N it are the interface trap density before and after hot-carrier stress respectively, t is the stress time and A is a fitting parameter associated with the stressing conditions. From Eq. ͑3͒, the power factor n can be determined by the expression
Gate stress voltage dependence of the H/D desorption rate ratio of n-channel devices with different gate lengths. V ds ϭ3.75 V for L ϭ0.35 m devices ͑solid symbols͒, and V ds ϭ2.5 V for Lϭ0.18 m devices. Each data point was extrapolated from the ratio of ⌬N it between the hydrogenated and deuterated devices after 500 s stress. A total of twelve devices ͑six hydrogenated and six deuterated͒ were stressed and the results were averaged for each data point. The error bars indicate the standard deviations. Figure 4 shows interface trap creation in 0.35 m n-channel MOS devices stressed at the peak substrate current condition with various drain voltages. From the data in Fig. 4 and Eq. ͑4͒, the time dependence of n is determined and the results are shown in Fig. 5 . One can clearly see that, for all stress conditions, n decreases as stress time increases. The values of n cover a wide range from ϳ0.8 at the initial stress stage to ϳ0.2 at the final stress stage. Such a time dependence of n contradicts to the classical model based on a uniform Si-H bond energy. In the classical model, n is expected to be a constant around 0.5 and independent of stress time.
11
The power factors extrapolated from the interface degradation data in 0.18 m devices is shown in Fig. 6 . Note that these devices were stressed at the voltages below 3 V, suggesting that the energy for hydrogen desorption from the SiO 2 -Si interface can be significantly lower than 3.6 eV. Again, time-dependent behavior of n is observed, suggesting that interface degradation of CMOS devices under hotcarrier stress cannot be accurately described by the classical model. Instead, Hess et al. 16 proposed that, given the disordered interface between the amorphous gate oxide and the crystalline silicon substrate, there likely is a distribution of Si-H bond energy. While their theory may be debatable, it appears to be the only viable alternative theory at present. The broad distribution of energies could also help explain the continuing degradation of low voltage devices. According to the bond energy variation theory, weaker Si-H bonds with lower energy are more easily broken at the early stress stage. The reason for the sublinear time dependence, i.e., nϽ1, is that weak bonds are broken more rapidly leaving strong bonds to be broken more slowly. The dependence of n on stress condition and time depends on the detailed nature of the bond and carrier distributions. 22 The higher initial values of n suggests that the tail of the distribution is steeper on a log scale or truncated at lower energy where bonds are broken first.
IV. CONCLUSIONS
The fundamental connection between desorption of H/D at silicon surfaces and at oxide/silicon interfaces has been presented. It is found that multiple heating vibrational mechanism plays an important role for hot-carrier-induced desorption of H/D at the interface in deep submicron devices. Unlike the uniform Si-H͑D͒ bond energy at silicon surface, our experimental results support the hypothesis of Si-H͑D͒ bond strength variation at the oxide/silicon interfaces. 
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